

# Neuromorphic computing architecture based on serially connected magnetic tunnel junctions

P. Rzeszut,<sup>1</sup> J. Chęciński,<sup>1</sup> I. Brzozowski,<sup>1</sup> S. Ziętek,<sup>1</sup> and W. Skowroński<sup>1</sup>

<sup>1</sup>*AGH University of Science and Technology,  
Institute of Electronics, Al. Mickiewicza 30, 30-059 Kraków, Poland*

Neuromorphic computing architectures have superior properties over conventional computers in solving a number of problems such as image or voice recognition, combinatorial optimization, or prediction[1]. As a concept, neural networks (NN) have been proved to be fast and flexible. However, their implementations in conventional digital architecture require large amount of resources, as subsequent multiplication and addition operations need to be performed for each input (synapse) of a single neuron.

Here, we present a complete architecture for neuromorphic computing including: multi-bit cell forming a programmable synaptic weight, electronic neuron and artificial NN together with simulation results of a representative problem solution.

The proposed multi-state cells (MSC) are realized as serially connected magnetic tunnel junctions (MTJ), where  $N$  MTJs cells create  $N+1$  discrete resistance states [2], which store a synaptic weight of a neuron. A single electronic neuron is implemented as a circuit involving voltage inputs (as synapses), voltage output (which might be connected to a second layer of neurons, or act as an output), pairs of MSC, differential amplifier and a sigmoidal transient function generator. Each weight is stored as a pair of MSC at each synapse and manipulating resistance balance between these two MSC related to each input, positive, negative or zero weights may be achieved.

To verify the viability of the concept, MNIST[3] database of handwritten numbers was used as an example for NN image recognition. The network was taught using software representation on a subset of MNIST database, and the synaptic weight values were mapped to the possible memristor states. Finally, the simulations of the NN were carried out, while feeding input with different number images.

The presented design of the artificial NN might be successfully used for a wide range of applications. The proposed architecture is compliant with MRAM production technology, which has already reached 22 nm level[4], therefore, the circuits can be manufactured using the existing technology.

## References:

- [1] D. Marković et al., *Nature Reviews Physics* 2, 499-510 (2020)
- [2] P. Rzeszut et al., *Journal of Applied Physics* 125, 223907 (2019)
- [3] L. Deng, *IEEE Signal Processing Magazine* 29, 141-142 (2012)
- [4] W. Gallagher et al., *2019 IEEE International Electron Devices Meeting (IEDM)*, 2-7 (2019)

*Scientific work funded from budgetary funds for science in 2017-2018, as a re-search project under the "Diamond Grant" program (Grant No. 0048/DIA/2017/46).*